Timing analysis and optimization of sequential circuits / by Naresh Maheshwari and Sachin S.Sapatnekar.
By: Maheshwari, Naresh.
Contributor(s): Sapatnekar, Sachin S.
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
Item type | Current location | Call number | Copy number | Status | Date due | Barcode |
---|---|---|---|---|---|---|
![]() |
Central Library General Stacks | 621.395 MAH/T (Browse shelf) | 1 | Available | 75279 | |
![]() |
Central Library General Stacks | 621.395 MAH/T (Browse shelf) | 2 | Available | 75280 |
Includes index and reference
75279 RS750.00
75280
There are no comments for this item.