Functional verification of programmable embedded architectures : a top-down approach / by Prabhat Mishra and Nikil D. Dutt
By: Mishra, Prabhat.
Contributor(s): Dutt, Nikil D [joint author].
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
Item type | Current location | Call number | Copy number | Status | Date due | Barcode |
---|---|---|---|---|---|---|
![]() |
Central Library Library Annex (Ground Floor) | 004.22 MIS/F (Browse shelf) | 1 | Available | 108376 | |
![]() |
Central Library Library Annex (Ground Floor) | 004.22 MIS/F (Browse shelf) | 2 | Available | 108377 | |
![]() |
Central Library Library Annex (Ground Floor) | 004.22 MIS/F (Browse shelf) | 3 | Available | 108378 | |
![]() |
Central Library Library Annex (Ground Floor) | 004.22 MIS/F (Browse shelf) | 4 | Available | 108379 |
Browsing Central Library Shelves , Shelving location: Library Annex (Ground Floor) Close shelf browser
No cover image available | ||||||||
004.22 MAN/D Digital logic and computer design / | 004.22 MIS/F Functional verification of programmable embedded architectures : | 004.22 MIS/F Functional verification of programmable embedded architectures : | 004.22 MIS/F Functional verification of programmable embedded architectures : | 004.22 MIS/F Functional verification of programmable embedded architectures : | 004.22 PAR/C Computer architecture : | 004.22 PAR/C Computer architecture : |
Includes index.
There are no comments for this item.