Online Public Access Catalogue (OPAC)
Central Library - Vidyasagar University

“Education does not only mean learning, reading, writing, and arithmetic,

it should provide a comprehensive knowledge”

-Ishwarchandra Vidyasagar


Normal view MARC view ISBD view

Timing analysis and optimization of sequential circuits / by Naresh Maheshwari and Sachin S.Sapatnekar.

By: Maheshwari, Naresh.
Contributor(s): Sapatnekar, Sachin S.
Material type: TextTextPublisher: NewDelhi : Springer (India) , 2007Edition: .Description: 190p. : Calculus ; 22cm 1 CD.Subject(s): COMPUTER ENGINEERINGDDC classification: 621.395
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)

Includes index and reference

75279 RS750.00

75280

There are no comments for this item.

Log in to your account to post a comment.

Powered by Koha